# CAT5411

# Dual Digitally Programmable Potentiometers (DPP™) with 64 Taps and SPI Interface

DNDUCTOR, INC



# **FEATURES**


- Two linear-taper digitally programmable potentiometers
- 64 resistor taps per potentiometer
- End to end resistance 2.5kΩ, 10kΩ, 50kΩ or 100kΩ
- Potentiometer control and memory access via SPI interface: Mode (0, 0) and (1, 1)
- Low wiper resistance, typically 80Ω
- Nonvolatile memory storage for up to four wiper settings for each potentiometer
- Automatic recall of saved wiper settings at power up
- 2.5 to 6.0 volt operation
- Standby current less than 1µA
- 24-lead SOIC and 24-lead TSSOP
- Industrial temperature ranges

# DESCRIPTION

The CAT5411 is two Digitally Programmable Potentiometers (DPPs<sup>™</sup>) integrated with control logic and 16 bytes of NVRAM memory. Each DPP consists of a series of 63 resistive elements connected between two externally accessible end points. The tap points between each resistive element are connected to the wiper outputs with CMOS switches. A separate 6-bit control register (WCR) independently controls the wiper tap switches for each DPP. Associated with each wiper control register are four 6-bit non-volatile memory data registers (DR) used for storing up to four wiper settings. Writing to the wiper control register or any of the non-volatile data registers is via a SPI serial bus. On power-up, the contents of the first data register (DR0) for each of the two potentiometers is automatically loaded into its respective wiper control register.

The CAT5411 can be used as a potentiometer or as a two terminal, variable resistor. It is intended for circuit level or system level adjustments in a wide variety of applications.

# FUNCTIONAL DIAGRAM



For Ordering Information details, see page 15.

# **PIN CONFIGURATION**

SOIC (W) (top view)			TSSOP (Y) (top view)					
V <sub>cc</sub>	1	24	NC	SI	1		24	WP
$R_{L0}$	2	23	NC	A <sub>1</sub>	2		23	CS
R <sub>H0</sub>	3	22	NC	$R_{L1}$	3		22	$R_{W0}$
R <sub>w0</sub>	4	21	NC	$R_{H1}$	4		21	$R_{H0}$
CS	5	20	A <sub>0</sub>	$R_{W1}$	5		20	$R_{L0}$
WP	6 CAT	19	SO	GND	6	САТ	19	$V_{\text{CC}}$
SI	7 <b>5411</b>	18	HOLD	NC	7	5411	18	NC
A <sub>1</sub>	8	17	SCK	NC	8		17	NC
R <sub>L1</sub>	9	16	NC	NC	9		16	NC
R <sub>H1</sub>	10	15	NC	NC	10		15	NC
R <sub>w1</sub>	11	14	NC	SCK	11		14	A <sub>0</sub>
GND	12	13	NC	HOLD	12	() ————————	13	SO

# **PIN DESCRIPTIONS**

#### SI: Serial Input

SI is the serial data input pin. This pin is used to input all opcodes, byte addresses and data to be written to the CAT5411. Input data is latched on the rising edge of the serial clock.

#### SO: Serial Output

SO is the serial data output pin. This pin is used to transfer data out of the CAT5411. During a read cycle, data is shifted out on the falling edge of the serial clock.

### SCK: Serial Clock

SCK is the serial clock pin. This pin is used to synchronize the communication between the microcontroller and the CAT5411. Opcodes, byte addresses or data present on the SI pin are latched on the rising edge of the SCK. Data on the SO pin is updated on the falling edge of the SCK.

#### A0, A1: Device Address Inputs

These inputs set the device address when addressing multiple devices. A total of four devices can be addressed on a single bus. A match in the slave address must be made with the address input in order to initiate communication with the CAT5411.

#### R<sub>H</sub>, R<sub>L</sub>: Resistor End Points

The four sets of  $R_H$  and  $R_L$  pins are equivalent to the terminal connections on a mechanical potentiometer.

#### R<sub>w</sub>: Wiper

The four  $R_W$  pins are equivalent to the wiper terminal of a mechanical potentiometer.

#### CS: Chip Select

CAT5251 and  $\overline{CS}$  high disables the CAT5411.  $\overline{CS}$  high takes the SO output pin to high impedance and forces the devices into a Standby mode (unless an internal write operation is underway). The CAT5411 draws ZERO current in the Standby mode. A high to low transition on  $\overline{CS}$  is required prior to any sequence being initiated. A low to high transition on  $\overline{CS}$  after a valid write sequence is what initiates an internal write cycle.

#### WP: Write Protect

 $\overline{\text{WP}}$  is the Write Protect pin. The Write Protect pin will allow normal read/write operations when held high. When  $\overline{\text{WP}}$  is tied low, all non-volatile write operations to the Data registers are inhibited (change of wiper control register is allowed).  $\overline{\text{WP}}$  going low while  $\overline{\text{CS}}$  is still low will interrupt a write to the registers. If the internal write cycle has already been initiated,  $\overline{\text{WP}}$  going low will have no effect on any write operation.

Pin SOIC	Pin TSSOP	Name	Function
1	19	V <sub>CC</sub>	Supply Voltage
2	20	R <sub>L0</sub>	Low Reference Terminal for Potentiometer 0
3	21	$R_{H0}$	High Reference Terminal for Potentiometer 0
4	22	R <sub>W0</sub>	Wiper Terminal for Potentiometer 0
5	23	CS	Chip Select
6	24	WP	Write Protection
7	1	SI	Serial Input
8	2	A <sub>1</sub>	Device Address
9	3	$R_{L1}$	Low Reference Terminal for Potentiometer 1
10	4	R <sub>H1</sub>	High Reference Terminal for Potentiometer 1
11	5	R <sub>W1</sub>	Wiper Terminal for Potentiometer 1
12	6	GND	Ground
13	7	NC	No Connect
14	8	NC	No Connect
15	9	NC	No Connect
16	10	NC	No Connect
17	11	SCK	Bus Serial Clock
18	12	HOLD	Hold
19	13	SO	Serial Data Output
20	14	A <sub>0</sub>	Device Address, LSB
21	15	NC	No Connect
22	16	NC	No Connect
23	17	NC	No Connect
24	18	NC	No Connect

BEYOND MEMORY

# HOLD: Hold

The  $\overline{\text{HOLD}}$  pin is used to pause transmission to the CAT5411 while in the middle of a serial sequence without having to re-transmit entire sequence at a later time. To pause,  $\overline{\text{HOLD}}$  must be brought low while SCK is low. The SO pin is in a high impedance state during the time the part is paused, and transitions on the SI pins will be ignored. To resume communication,  $\overline{\text{HOLD}}$  is brought high, while SCK is low. ( $\overline{\text{HOLD}}$  should be held high any time this function is not being used.)  $\overline{\text{HOLD}}$  may be tied high directly to V<sub>CC</sub> or tied to V<sub>CC</sub> through a resistor.



# **DEVICE OPERATION**

The CAT5411 is two resistor arrays integrated with SPI serial interface logic, four 6-bit wiper control registers and eight 6-bit, non-volatile memory data registers. Each resistor array contains 63 separate resistive elements connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer ( $R_H$  and  $R_I$ ).  $R_{H}$  and  $R_{I}$  are symmetrical and may be interchanged. The tap positions between and at the ends of the series resistors are connected to the output wiper terminals (R<sub>W</sub>) by a CMOS transistor switch. Only one tap point for each potentiometer is connected to its wiper terminal at a time and is determined by the value of the wiper control register. Data can be read or written to the wiper control registers or the nonvolatile memory data registers via the SPI bus. Additional instructions allow data to be transferred between the wiper control registers and each respective potentiometer's non-volatile data registers. Also, the device can be instructed to operate in an "increment/decrement" mode.

# SERIAL BUS PROTOCOL

The CAT5041 supports the SPI bus data transmission protocol. The synchronous Serial Peripheral Interface (SPI) helps the CAT5411 to interface directly with many of today's popular microcontrollers. The CAT5041 contains an 8-bit instruction register .The instruction set and the operation codes are detailed in the instruction set table 3.

After the device is selected with  $\overline{CS}$  going low the first byte will be received. The part is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The first byte contains one of the six op-codes that define the operation to be performed.

# **RELIABILITY CHARACTERISTICS**

Over recommended operating conditions unless otherwise stated.

Symbol	Parameter	Reference Test Method	Min	Тур	Max	Units
N <sub>END</sub> <sup>(1)</sup>	Endurance	MIL-STD-883, Test Method 1033	1,000,000			Cycles/Byte
TDR <sup>(1)</sup>	Data Retention	MIL-STD-883, Test Method 1008	100			Years
$V_{ZAP}^{(1)}$	ESD Susceptibility	MIL-STD-883, Test Method 3015	2000			Volts
I <sub>LTH</sub> <sup>(1)</sup>	Latch-Up	JEDEC Standard 17	100			mA

Notes:

(1) This parameter is tested initially and after a design or process change that affects the parameter.



# ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Parameters	Ratings	Units
Temperature Under Bias	-55 to +125	°C
Storage Temperature	-65 to +150	°C
Voltage to any Pins with Respect to $V_{SS}^{(2)(3)}$	-2.0 to V <sub>CC</sub> +2.0	V
V <sub>CC</sub> with Respect to GND	-2.0 to +7.0	V
Package Power Dissipa- tion Capability ( $T_A = 25^{\circ}C$ )	1.0	W
Lead Soldering Temperature (10s)	300	°C
Wiper Current	±12	mA

## **RECOMMENDED OPERATING CONDITIONS**

Parameters	Ratings	Units				
V <sub>CC</sub>	+2.5 to 6.0	V				
Industrial Temperature	-40 to +85	°C				
Neters						

Notes:

- (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
- (2) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is  $V_{CC}$  +0.5V, which may overshoot to  $V_{CC}$  +2.0V for periods of less than 20 ns.
- (3) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to  $V_{\rm CC}$  +1V.

# POTENTIOMETER CHARACTERISTICS

Over recommended operating conditions unless otherwise stated.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
R <sub>POT</sub>	Potentiometer Resistance (-00)			100		kΩ
R <sub>POT</sub>	Potentiometer Resistance (-50)			50		kΩ
R <sub>POT</sub>	Potentiometer Resistance (-10)			10		kΩ
R <sub>POT</sub>	Potentiometer Resistance (-2.5)			2.5		kΩ
	Potentiometer Resistance Tolerance				+20	%
	R <sub>POT</sub> Matching				1	%
	Power Rating	25°C, each pot			50	mW
I <sub>W</sub>	Wiper Current				+6	mA
Rw	Wiper Resistance	I <sub>w</sub> = +3mA @ V <sub>cc</sub> = 3V			300	Ω
Rw	Wiper Resistance	I <sub>w</sub> = +3mA @ V <sub>CC</sub> = 5V		80	150	Ω
V <sub>TERM</sub>	Voltage on any $R_H$ or $R_L$ Pin	V <sub>SS</sub> = 0V	GND		V <sub>CC</sub>	V
V <sub>N</sub>	Noise	(1)				nV/√Hz
	Resolution			1.6		%
	Absolute Linearity (2)	R <sub>W(n)(actual)</sub> -R <sub>(n)(expected)</sub> <sup>(5)</sup>			+1	LSB <sup>(4)</sup>
	Relative Linearity <sup>(3)</sup>	$R_{W(n+1)}$ - $[R_{W(n)+LSB}]^{(5)}$			+0.2	LSB <sup>(4)</sup>
TC <sub>RPOT</sub>	Temperature Coefficient of R <sub>POT</sub>	(1)		+300		ppm/°C
TC <sub>RATIO</sub>	Ratiometric Temp. Coefficient	(1)			20	ppm/°C
$C_{\rm H}/C_{\rm L}/C_{\rm W}$	Potentiometer Capacitances	(1)		10/10/25		pF
fc	Frequency Response	$R_{POT} = 50 k \Omega^{(1)}$		0.4		MHz

#### Notes:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

(2) Absolute linearity is utilitzed to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

(4) LSB =  $R_{TOT}$  / 63 or ( $R_{H} - R_{L}$ ) / 63, single pot

(5) n = 0, 1, 2, ..., 63

<sup>(3)</sup> Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.



# D.C. OPERATING CHARACTERISTICS

Over recommended operating conditions unless otherwise stated.

Symbol	Parameter	Test Conditions	Min	Мах	Units
I <sub>cc</sub>	Power Supply Current	f <sub>SCK</sub> = 2MHz, SO Open Inputs = GND		1	mA
I <sub>SB</sub>	Standby Current (V <sub>CC</sub> = 5.0V)	$V_{IN}$ = GND or $V_{CC}$ ; SO Open		1	μA
ILI	Input Leakage Current	$V_{IN}$ = GND to $V_{CC}$		10	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT}$ = GND to $V_{CC}$		10	μA
V <sub>IL</sub>	Input Low Voltage		-1	V <sub>CC</sub> x 0.3	V
V <sub>IH</sub>	Input High Voltage		V <sub>CC</sub> x 0.7	V <sub>CC</sub> + 1.0	V
V <sub>OL1</sub>	Output Low Voltage (V <sub>CC</sub> = 3.0V)	I <sub>OL</sub> = 3 mA		0.4	V

# PIN CAPACITANCE <sup>(1)</sup>

Applicable over recommended operating range from  $T_A = 25^{\circ}C$ , f = 1.0 MHz,  $V_{CC} = +5.0V$  (unless otherwise noted).

Symbol	Test Conditions	Min	Тур	Max	Units	Conditions
C <sub>OUT</sub>	Output Capacitance (SO)			8	pF	V <sub>OUT</sub> = 0V
C <sub>IN</sub>	Input Capacitance ( $\overline{CS}$ , SCK, SI, $\overline{WP}$ , $\overline{HOLD}$ )			6	рF	V <sub>IN</sub> = 0V

# POWER UP TIMING<sup>(1)</sup>

Over recommended operating conditions unless otherwise stated.

Symbol	Parameter	Min	Тур	Max	Units
t <sub>PUR</sub> <sup>(2)</sup>	Power-up to Read Operation			1	ms
t <sub>PUW</sub> <sup>(2)</sup>	Power-up to Write Operation			1	ms

Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

(2)  $t_{PUR}$  and  $t_{PUW}$  are the delays required from the time  $V_{CC}$  is stable until the specified operation can be initiated.



# **ELECTRICAL CHARACTERISTICS**

Over recommended operating conditions unless otherwise stated.

Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
t <sub>s∪</sub>	Data Setup Time	50			ns	
t <sub>H</sub>	Data Hold Time	50			ns	
t <sub>WH</sub>	SCK High Time	125			ns	
t <sub>WL</sub>	SCK Low Time	125			ns	
f <sub>scк</sub>	Clock Frequency	DC		3	MHz	
t <sub>LZ</sub>	HOLD to Output Low Z			50	ns	
$t_{RI}^{(1)}$	Input Rise Time			2	μs	
$t_{FI}^{(1)}$	Input Fall Time			2	μs	
t <sub>HD</sub>	HOLD Setup Time	100			ns	C <sub>L</sub> = 50pF
t <sub>CD</sub>	HOLD Hold Time	100			ns	
t <sub>wc</sub>	Write Cycle Time			5	ms	
t <sub>v</sub>	Output Valid from Clock Low			250	ns	
t <sub>HO</sub>	Output Hold Time	0			ns	
t <sub>DIS</sub>	Output Disable Time			250	ns	
t <sub>HZ</sub>	HOLD to Output High Z			100	ns	
t <sub>cs</sub>	CS High Time	250			ns	
t <sub>css</sub>	CS Setup Time	250			ns	
t <sub>CSH</sub>	CS Hold Time	250			ns	

# POTENTIOMETER AC CHARACTERISTICS


Symbol	Parameter	Max	Units
t <sub>WRL</sub>	Wiper response time after instruction issued (all load instructions)	10	μs
t <sub>WRID</sub>	Wiper response time from an active SCL/SCK edge (Increment/decrement instruction)	5	μs

Note:


(1) This parameter is tested initially and after a design or process change that affects the parameter.



# Figure 1: Synchronous Data Timing



# Figure 2: HOLD Timing





# INSTRUCTION AND REGISTER DESCRIPTION

# **DEVICE TYPE / ADDRESS BYTE**

The first byte sent to the CAT5411 from the master/ processor is called the Device Address Byte. The most significant four bits of the Device Type address are a device type identifier. These bits for the CAT5411 are fixed at 0101[B] (refer to Table 1).

The two least significant bits in the slave address byte, A1 - A0, are the internal slave address and must match the physical device address which is defined by the state of the A1 - A0 input pins for the CAT5411 to successfully continue the command sequence. Only the device which slave address matches the incoming device address sent by the master executes the instruction. The A1 - A0 inputs can be actively driven by CMOS input signals or tied to  $V_{CC}$  or  $V_{SS}$ . The remaining two bits in the device address byte must be set to 0.


# **INSTRUCTION BYTE**

The next byte sent to the CAT5411 contains the instruction and register pointer information. The four most significant bits used provide the instruction opcode I [3:0]. The R1 and R0 bits point to one of the four data registers of each associated potentiometer. The least two significant bits point to one of two Wiper Control Registers. The format is shown in Table 2.


#### **Data Register Selection**

Data Register Selected	R1	R0
DR0	0	0
DR1	0	1
DR2	1	0
DR3	1	1


### Table 1. Identification Byte Format 0 1 0 Device Type Identifier (MSB)











# WIPER CONTROL AND DATA REGISTERS

# Wiper Control Register (WCR)

The CAT5411 contains two 6-bit Wiper Control Registers, one for each potentiometer. The Wiper Control Register output is decoded to select one of 64 switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written by the host via Write Wiper Control Register instruction; it may be written by transferring the contents of one of four associated Data Registers via the XFR Data Register instruction, it can be modified one step at a time by the Increment/decrement instruction (see Instruction section for more details). Finally, it is loaded with the content of its data register zero (DR0) upon power-up.

The Wiper Control Register is a volatile register that loses its contents when the CAT5411 is powereddown. Although the register is automatically loaded with the value in DR0 upon power-up, this may be different from the value present at power-down.

# Data Registers (DR)

Each potentiometer has four 6-bit non-volatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the four Data Registers and the associated Wiper Control Register. Any data changes in one of the Data Registers is a non-volatile operation and will take a maximum of 5ms.

# Write in Process

The contents of the Data Registers are saved to nonvolatile memory when the  $\overline{CS}$  input goes HIGH after a write sequence is received. The status of the internal write cycle can be monitored by issuing a Read Status command to read the Write in Process (WIP) bit.

# INSTRUCTIONS

Four of the ten instructions are three bytes in length. These instructions are:

- Read Wiper Control Register read the current wiper position of the selected potentiometer in the WCR
- Write Wiper Control Register change current wiper position in the WCR of the selected potentiometer
- Read Data Register read the contents of the selected Data Register
- Write Data Register write a new value to the selected Data Register
- **Read Status** Read the status of the WIP bit which when set to "1" signifies a write cycle is in progress.

Table 3. Instruction Set									<b>Note:</b> 1/0 = data is one or zero
				Inst	ructi	on S	et		
Instruction	13	12	11	10	R1	R0	0	WCR <sub>0</sub> / P0	Operations
Read Wiper Control Register	1	0	0	1	0	0	0	1/0	Read the contents of the Wiper Control Register pointed to by P1-P0
Write Wiper Control Register	1	0	1	0	0	0	0	1/0	Write new value to the Wiper Control Register pointed to by P1-P0
Read Data Register	1	0	1	1	1/0	1/0	0	1/0	Read the contents of the Data Register pointed to by P1-P0 and R1-R0
Write Data Register	1	1	0	0	1/0	1/0	0	1/0	Write new value to the Data Register pointed to by P1-P0 and R1-R0
XFR Data Register to Wiper Control Register	1	1	0	1	1/0	1/0	0	1/0	Transfer the contents of the Data Register pointed to by P1-P0 and R1-R0 to its associated Wiper Control Register
XFR Wiper Control Register to Data Register	1	1	1	0	1/0	1/0	0	1/0	Transfer the contents of the Wiper Control Register pointed to by P1-P0 to the Data Register pointed to by R1-R0
Global XFR Data Registers to Wiper Control Registers	0	0	0	1	1/0	1/0	0	0	Transfer the contents of the Data Registers pointed to by R1-R0 of all four pots to their respective Wiper Control Registers
Global XFR Wiper Control Registers to Data Register	1	0	0	0	1/0	1/0	0	0	Transfer the contents of both Wiper Control Registers to their respective data Registers pointed to by R1-R0 of all four pots
Increment/Decrement Wiper Control Register	0	0	1	0	0	0	0	1/0	Enable Increment/decrement of the Control Latch pointed to by P1-P0
Read Status	0	1	0	1	0	0	0	1	Read WIP bit to check internal write cycle status

# Table 3. Instruction Set



The basic sequence of the three byte instructions is illustrated in Figure 5. These three-byte instructions exchange data between the WCR and one of the Data Registers. The WCR controls the position of the wiper. The response of the wiper to this action will be delayed by  $t_{WRL}$ . A transfer from the WCR (current wiper position), to a Data Register is a write to non-volatile memory and takes a minimum of  $t_{WR}$  to complete. The transfer can occur between one of the four potentiometers and one of its associated registers; or the transfer can occur between all potentiometers and one associated register.

Four instructions require a two-byte sequence to complete, as illustrated in Figure 4. These instructions transfer data between the host/processor and the CAT5411; either between the host and one of the data registers or directly between the host and the Wiper Control Register. These instructions are:

- XFR Data Register to Wiper Control Register
   This transfers the contents of one specified Data
   Register to the associated Wiper Control Register.
- XFR Wiper Control Register to Data Register This transfers the contents of the specified Wiper Control Register to the specified associated Data Register.

 Global XFR Data Register to Wiper Control Register

This transfers the contents of all specified Data Registers to the associated Wiper Control Registers.


 Global XFR Wiper Counter Register to Data Register

This transfers the contents of all Wiper Control Registers to the specified associated Data Registers.

# **INCREMENT/DECREMENT COMMAND**


The final command is Increment/Decrement (Figure 6 and 7). The Increment/Decrement command is different from the other commands. Once the command is issued the master can clock the selected wiper up and/or down in one segment steps; thereby providing a fine tuning capability to the host. For each SCK clock pulse ( $t_{HIGH}$ ) while SI is HIGH, the selected wiper will move one resistor segment towards the R<sub>H</sub> terminal. Similarly, for each SCK clock pulse while SI is LOW, the selected wiper will move one resistor segment towards the R<sub>I</sub> terminal.

See Instructions format for more detail.





# Figure 7. Increment/Decrement Timing Limits



# INSTRUCTION FORMAT

# Read Wiper Control Register (WCR)

		D	ΕV	'ICI	ΕA	DD	RES	S				NS	TRUC	CTION						D	<b>AT</b>	4			
CS	0	1	0	1	0	0	A1	A0	1	0	0	1	0	0	0	P0	7 0	6 0	5	4	3	2	1	0	CS

### Write Wiper Control Register (WCR)

		D	ΕV	ΊCΙ	ΕA	D	DRES	S			I	NS	TRUC	CTION	I					D	<b>\T</b>	4			
cs	0	1	0	1	0	0	A1	A0	1	0	0	1	0	0	0	P0	7 0	6 0	5	4	3	2	1	0	CS

# Read Data Register (DR)

			D	ΕV	'ICI	ΕA	D	DRES	S				NS	TRUC	TION						DA	AT/	A			
C	S	0	1	0	1	0	0	A1	A0	1	0	1	1	R1	R0	0	P0	7	6	5	4	3	2	1	0	CS

# Write Data Register (DR)

		D	ΕV	ΊCΙ	ΕA	DD	RES	S			I	NS	TRU	CTION						D	AT/	4				
cs	0	1	0	1	0	0	A1	A0	1	1	0	0	R1	R0	0	P0	7	6	5	4	3	2	1	0	CS	High Voltage Write Cycle

### Read Status (WIP)

		D	EV	ICI	ΕA	DD	DRES	S			I	NS	TRUC	CTION						D	<b>\T</b>	4			
CS	0	1	0	1	0	0	A1	A0	0	1	0	1	0	0	0	1	7 0	6 0	5	4	3	2	1	W I P	CS

# **INSTRUCTION FORMAT (CONTINUED)**

# Global Transfer Data Register (DR) to Wiper Control Register (WCR)

										-				-			•
		D	<b>DEV</b>	ICE	AD	DR	ESS				١N	IST	RUC	ΓΙΟΝ			
CS	0	1	0	1	0	0	A1	A0	0	0	0	1	R1	R0	0	0	CS

# Global Transfer Wiper Control Register (WCR) to Data Register (DR)

ſ			D	<b>DEV</b>	ICE	AD	DR	ESS				IN	IST	RUCI	ΓΙΟΝ				
	CS	0	1	0	1	0	0	A1	A0	1	0	0	0	R1	R0	0	0	CS	High Voltage Write Cycle

# Transfer Wiper Control Register (WCR) to Data Register (DR)

ĺ			C	DEV	ICE	AD	DR	ESS				IN	IST	RUC	ΓΙΟΝ				
	CS	0	1	0	1	0	0	A1	A0	1	1	1	0	R1	R0	0	P0	CS	High Voltage Write Cycle

# Transfer Data Register (DR) to Wiper Control Register (WCR)

		C	DEV	ICE	AD	DR	ESS				IN	IST	RUC	ΓΙΟΝ			
CS	0	1	0	1	0	0	A1	A0	1	1	0	1	R1	R0	0	P0	CS

# Increment (I)/Decrement (D) Wiper Control Register (WCR)

ĺ			C	DEV	ICE	AD	DR	ESS				١N	IST	RUC	ΓΙΟΝ					DATA			
	CS	0	1	0	1	0	0	A1	A0	0	0	1	0	0	0	0	P0	I/D	I/D	• • •	I/D	I/D	CS


#### Note:

(1) Any write or transfer to the Non-volatile Data Registers is followed by a high voltage cycle after  $\overline{CS}$  goes high.




# **PACKAGE OUTLINES**

24-LEAD 300 MIL WIDE SOIC (W)




SYMBOL	MIN	NOM	MAX
А	2.35		2.65
A1	0.10		0.30
b	0.31		0.51
С	0.20		0.33
D	15.20		15.40
E	10.11		10.51
E1	7.34		7.60
е		1.27 BSC	
h	0.25		0.75
L	0.40		1.27
θ	0°		8°
θ1	5°		15°

TOP VIEW



SIDE VIEW



END VIEW


For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

#### Notes:


- All dimensions in millimeters. Angles in degrees.
   Complies with JEDEC MS-013.



# 24-LEAD TSSOP (Y)



SYMBOL	MIN	NOM	MAX
А			1.10
A1	0.05		0.15
A2	0.85		0.95
b	0.19		0.30
D	7.70		7.90
E	6.25		6.55
E1	4.30		4.50
е	0.65 BSC		
L	1.00 REF		
L1	0.50		0.70
θ1	0°		8°




For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

#### Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC specification MO-153.

# EXAMPLE OF ORDERING INFORMATION



Ordering Part Number	Resistor [kΩ]
CAT5411WI-25	2.5
CAT5411WI-10	10
CAT5411WI-50	50
CAT5411WI-00	100
CAT5411YI-25	2.5
CAT5411YI-10	10
CAT5411YI-50	50
CAT5411YI-00	100

#### Notes:

(1) All packages are RoHS-compliant (Lead-free, Halogen-free).

(2) The standard lead finish is NiPdAu.

(3) The device used in the above example is a CAT5411WI-10-T1 (SOIC, Industrial Temperature range, 10kΩ, NiPdAu, Tape & Reel, 1000).

# **REVISION HISTORY**

Date	Rev.	Reason
04/01/04	G	Eliminate data sheet designation Update Features Update Description Update Pin Description Update Absolute Maximum Ratings Update Recommended Operating Conditions Update Potentiometer Characteristics Update Reliability Characteristics Update Ordering Information
03/26/07	Н	Updated Outline Packages Updated Example of Ordering Information

#### Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

Beyond Memory<sup>™</sup>, DPP<sup>™</sup>, EZDim<sup>™</sup>, LDD<sup>™</sup>, MiniPot<sup>™</sup>, and Quad-Mode<sup>™</sup>

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 2975 Stender Way Santa Clara, CA 95054 Phone: 408.542.1000 Fax: 408.542.1200 www.catsemi.com

Document No: 2114 Revision: H Issue date: 03/26/07